Abstract-Energy, Power and efficiency are very much related to each other. To make any system efficient, Power consumed by it must be minimized or we can say that power dissipation should be less. In our research we tried to make a energy efficient router design on FPGA by varying junction temperature. By varying junction temperature the value of leakage is observed and its effect on total power dissipated is also obtained. This research is made by keeping output load at value 50.The result is also obtained at different frequencies i.e. at 10MHz, 0.1GHz and 1GHz. Different values of output power at observed and reduction the power is calculated accordingly. So this project gives an overview to make the router efficient by varying junction temperature.
INTRODUCTION
When we are working with any device it is human tendency that he always wants to make a system which is cheaper. But it is very important to concentrate on its output as well i.e. whether the system is efficient or not. In this paper we have done research on making a router design on FPGA and calculating its power consumptions as well as leakage power at different junction temperatures and different frequencies. First question comes in every mind is what is a router? And what is FPGA? Router is a device which is used to connect different networks continually over a large distance. Router forwards the data packets between the computer networks. Router has following properties and drawbacks. FPGA have programmable nature and hence they are ideally fit in markets. Xilinx is industry leader that provides comprehensive solutions that are consist of different FPGA devices as well as ready to use IP cores and advanced software [5] .
II. RELATED WORK There can be various techniques through which efficiency can be increased or power dissipation can be reduced. It can be achieved either by varying capacitance, temperature or many other variables. This research strictly emphasizes on increasing efficiency by varying junction temperature at various frequencies.
2.1Power efficient approach and performance control for Routers [1]
This paper also focus on less power consumption and an efficient approach for designing routers but in our research this is achieved by varying junction temperature at different frequencies and noting down the respective values of power dissipated, where as mentioned related paper has two aspects that are dynamic performance control and static performance control. They worked on power cutting technology and a mode of power according to frequency switching. 
Thermal aware global routing of Very large scale integration chips for enhanced reliability [2]
This paper relates the effect of temperature on mean time to failure of interconnects. They purposed a thermal aware global router which can reduce the probability of failure of the chip. Our paper relates the temperature with router efficiency which is related to the power consumption. This also approaches to make a thermal aware router but on FPGA. Junction temperature is varied and analysis is done on different frequencies to note down the total reduction in power consumption and leakage also.
2.3Efficient circuit clustering for area and Power reduction in Field Programmable Gate Array [3]
Above mentioned paper has used Xilinx as well. This is based on the dynamic power consumption in FPGAs as they consume more power and also on reduction of area but there is no relation with junction temperature. We also want to reduce as much power as possible but we have achieved this by varying junction temperature which is a major difference between two papers. They reduced the area of devices and provide an efficient seed selection method to reduce average track count.
Generic Low-Latency Network On Chip Router Architecture for Field Programmable Gate Array Computing Systems [6]
A router that is cost effective as well as have low latency for packet-switched Network On Chip designs, custom made for Field Programmable Gate Array, was conferred. [6] Above mentioned paper is designed to a level so that it can totally exploit the properties of and constraints of Field Programmable Gate Array. It is totally different from our power efficient router design but is based on designing a cost effective as well as low latency router tailored for FPGA.
A Fast Routability Driven Router for FPGAs [7]
This paper presents a fast driven router for FPGA. The router is of specific interest to users who are ready to take delicately results of lower quality in place of very small routing times. [7] . [17] and Energy Efficient Encoder Design for security [18] . IV. CONCLUSION Our research is done precisely which leads to designing of an energy efficient router on FPGA. It can be clearly seen from results that as we are varying junction temperature there is variation in the total power dissipated as well as leakage power. So junction temperature plays significant role in the total power consumed. As we are focusing on designing of efficient router, power is the major aspect related to efficiency. Reduction in total power at different temperatures is observed accurately.
III. DATA ANALYSIS AND INTERPRETATION

A. Results on 10 MHz
C. Results on 1 GHz
V. FUTURESCOPE Our approach is to design energy efficient router on FPGA but in future bridge can also be designed efficiently by varying different parameters. The frequency range used by us can also be varied and this may also provide us with better results. We have used Virtex-6.Further Virtex-7 and System-On-Chip can be used to enhance the power consumption and leakage.3-D FPGA designing can also be used in future. There will be enough uses of router with less power consumption and it will make system much cheaper.
